


# DIO8606/2 Reconfigurable FPGA with 48-bit DIGITAL I/O IndustryPack®



## Product Description

This is a single-width IP module with user configurable FPGA in the form of a Xilinx Spartan 3 FPGA XC3S200AN-5 with 200,000 system gates, and forty eight channels of buffered digital input/output. The 48 digital I/O lines can be programmable as inputs or outputs with a resistor network which allows a selectable pull up/down voltage of GND, +3.3V or 5V). The unit also has an onboard 50MHz clock oscillator. The FPGA logic is configurable via JTAG plug on the IP card.

XC3S200AN	
System Gates	200K
Logic Cells	4,032
Dedicated Multipliers	16
Block RAM Blocks	16
Block RAM Bits	288K
Distributed RAM Bits	28K
Flash Size Bits	4M
User Flash Bits	2M
DCMs	4

## PRODUCT SPECIFICATIONS

Size:	Single width Industry Pack 1.8ins x 3.9 ins
Operating temp:	0 to 45 deg C ambient
Number of input/outputs:	48 (configurable as 6 groups of 8 in or 8 out )
Input level:	TTL
Output level	TTL 24mA, programmable logic sense high or low true
Input/output termination:	4k7 ohms to 0V, or +3.3V or 5V by jumper selection
Internal clock:	50MHz oscillator.
Clock accuracy:	+/-100ppm (0.01%)
Power:	+5V @ 250mA typical

### IP-DIO8606/2 Card I/O 50-way SCSI-2 connectors Pin Assignments

DIO8606/2 Signal	DIO8606/2 Buffer IC PCB IDENT	DIO8606/2 FPGA Pinning	DIO8606/2 50-way SCSI-2 Pinning	VTB8304 50-way SCSI-2 Pinning	VDB8901 Terminal Board	Notes
<b>Set I/O direction Bank 1 FPGA Pin = L16</b>						
I/O1	6	D13	1	26	26	
I/O2	6	C13	2	1	1	
I/O3	6	B15	3	27	27	
I/O4	6	B14	4	2	2	
I/O5	6	A14	5	28	28	
I/O6	6	A13	6	3	3	
I/O7	6	B12	7	29	29	
I/O8	6	A12	8	4	4	
<b>Set I/O direction Bank 2 FPGA Pin = H13</b>						
I/O9	9	C11	9	30	30	
I/O10	9	A11	10	5	5	
I/O11	9	B10	11	31	31	
I/O12	9	A10	12	6	6	
I/O13	9	C9	13	32	32	
I/O14	9	A9	14	7	7	
I/O15	9	A7	15	33	33	
I/O16	9	C7	16	8	8	
<b>Set I/O direction Bank 3 FPGA Pin = D16</b>						
I/O17	10	A6	17	34	34	
I/O18	10	B6	18	9	9	
I/O19	10	A5	19	35	35	
I/O20	10	C5	20	10	10	
I/O21	10	A4	21	36	36	
I/O22	10	B4	22	11	11	
I/O23	10	A3	23	37	37	
I/O24	10	B3	24	12	34	
<b>Set I/O direction Bank 4 FPGA Pin = G14</b>						
I/O25	11	F8	25	38	38	
I/O26	11	E7	26	13	13	
I/O27	11	C6	27	39	39	
I/O28	11	D7	28	14	14	
I/O29	11	E10	29	40	40	
I/O30	11	D10	30	15	15	
I/O31	11	D11	31	41	41	
I/O32	11	C12	32	16	16	
<b>Set I/O direction Bank 5 FPGA Pin = K15</b>						
I/O33	12	C8	33	42	42	
I/O34	12	D8	34	17	17	
I/O35	12	C10	35	43	43	
I/O36	12	D9	36	18	18	
I/O37	12	K16	37	44	44	
I/O38	12	J16	38	19	19	
I/O39	12	J14	39	45	45	
I/O40	12	H14	40	20		
<b>Set I/O direction Bank 6 FPGA Pin = G16</b>						
I/O41	13	F16	41	46	46	
I/O42	13	F14	42	21	21	
I/O43	13	C15	43	47	47	
I/O44	13	B8	44	22	22	
I/O45	13	H16	45	48	48	
I/O46	13	H15	46	23	23	
I/O47	13	F15	47	49	49	
I/O48	13	E16	48	24	24	
GND	-	-	49	50	50	
GND	-	-	50	25	25	